Zdenek Vasicek

Zdenek Vasicek

Vysoké ucení technické v Brne

H-index: 28

Europe-Czech Republic

About Zdenek Vasicek

Zdenek Vasicek, With an exceptional h-index of 28 and a recent h-index of 20 (since 2020), a distinguished researcher at Vysoké ucení technické v Brne, specializes in the field of evolutionary design, evolutionary algorithms, hardware, fpga.

His recent articles reflect a diverse array of research interests and contributions to the field:

Exploring Quantization and Mapping Synergy in Hardware-Aware Deep Neural Network Accelerators

Xel-FPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems

General Boolean Function Benchmark Suite

Towards a General Boolean Function Benchmark Suite

autoXFPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems

Acceleration techniques for automated design of approximate convolutional neural networks

Graph-based genetic programming

Delay-aware evolutionary optimization of digital circuits

Zdenek Vasicek Information

University

Position

___

Citations(all)

2667

Citations(since 2020)

1614

Cited By

1581

hIndex(all)

28

hIndex(since 2020)

20

i10Index(all)

65

i10Index(since 2020)

37

Email

University Profile Page

Vysoké ucení technické v Brne

Google Scholar

View Google Scholar Profile

Zdenek Vasicek Skills & Research Interests

evolutionary design

evolutionary algorithms

hardware

fpga

Top articles of Zdenek Vasicek

Title

Journal

Author(s)

Publication Date

Exploring Quantization and Mapping Synergy in Hardware-Aware Deep Neural Network Accelerators

Jan Klhufek

Miroslav Safar

Vojtech Mrazek

Zdenek Vasicek

Lukas Sekanina

2024/4/3

Xel-FPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems

Bharath Srinivas Prabakaran

Vojtech Mrazek

Zdenek Vasicek

Lukas Sekanina

Muhammad Shafique

2023/10/28

General Boolean Function Benchmark Suite

Roman Kalkreuth

Zdeněk Vašíček

Jakub Husa

Diederick Vermetten

Furong Ye

...

2023/8/30

Towards a General Boolean Function Benchmark Suite

Roman Kalkreuth

Zdeněk Vašíček

Jakub Husa

Diederick Vermetten

Furong Ye

...

2023/7/15

autoXFPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems

arXiv preprint arXiv:2303.04734

Bharath Srinivas Prabakaran

Vojtech Mrazek

Zdenek Vasicek

Lukas Sekanina

Muhammad Shafique

2023/3/8

Acceleration techniques for automated design of approximate convolutional neural networks

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Michal Pinos

Vojtech Mrazek

Filip Vaverka

Zdenek Vasicek

Lukas Sekanina

2023/1/9

Graph-based genetic programming

Roman Kalkreuth

Léo Françoso Dal Piccol Sotto

Zdeněk Vašíček

2022/7/9

Delay-aware evolutionary optimization of digital circuits

Jitka Kocnová

Zdenek Vasicek

2022/7/4

SagTree: Towards efficient mutation in evolutionary circuit approximation

Swarm and Evolutionary Computation

Milan Češka

Jiří Matyáš

Vojtěch Mrázek

Lukáš Sekanina

Zdeněk Vašíček

...

2022/3/1

Inexact Arithmetic Operators

Lukas Sekanina

Zdenek Vasicek

Vojtech Mrazek

2022/1/3

Design, Verification, Test, and In-Field Implications of Approximate Digital Integrated Circuits

Alberto Bosio

Stefano Di Carlo

Patrick Girard

Annachiara Ruospo

Ernesto Sanchez

...

2022/1/3

Resynthesis of logic circuits using machine learning and reconvergent paths

Jitka Kocnová

Zdenek Vasicek

2021/9/1

Synthesis of approximate circuits for LUT-based FPGAs

Zdenek Vasicek

2021/4/7

Using libraries of approximate circuits in design of hardware accelerators of deep neural networks

Vojtech Mrazek

Lukas Sekanina

Zdenek Vasicek

2020/8/31

Approxfpgas: Embracing asic-based approximate arithmetic components for fpga-based systems

Bharath Srinivas Prabakaran

Vojtech Mrazek

Zdenek Vasicek

Lukas Sekanina

Muhammad Shafique

2020/7/20

Libraries of approximate circuits: Automated design and application in CNN accelerators

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Vojtech Mrazek

Lukas Sekanina

Zdenek Vasicek

2020/10/20

Semantically-oriented mutation operator in cartesian genetic programming for evolutionary circuit design

David Hodan

Vojtech Mrazek

Zdenek Vasicek

2020/6/25

Adaptive verifiability-driven strategy for evolutionary approximation of arithmetic circuits

Applied soft computing

Milan Češka

Jiří Matyáš

Vojtech Mrazek

Lukas Sekanina

Zdenek Vasicek

...

2020/10/1

Tfapprox: Towards a fast emulation of dnn approximate hardware accelerators on gpu

Filip Vaverka

Vojtech Mrazek

Zdenek Vasicek

Lukas Sekanina

2020/3/9

EA-based resynthesis: an efficient tool for optimization of digital circuits

Genetic Programming and Evolvable Machines

Jitka Kocnova

Zdenek Vasicek

2020/9

See List of Professors in Zdenek Vasicek University(Vysoké ucení technické v Brne)

Co-Authors

H-index: 38
Lukas Sekanina

Lukas Sekanina

Vysoké ucení technické v Brne

H-index: 20
Vojtech Mrazek

Vojtech Mrazek

Vysoké ucení technické v Brne

academic-engine